High leakage current in deep suh-micron regimes is a significant contributor to the power dissipation of CMOS circuits as the CMOS technology scales down. Consequently, the identification and modeling of different leakage components is very important for estimation and reduction of leakage power, especially for low power applications. This paper explores transistor leakage mechanisms and device and circuit techniques to reduce leakage power consumption.
I. Introduction
For over 30 years CMOS devices have been continuously scaled to achieve higher density, better performance, and lower power consumption. With each technology generation, transistor delay times have decreased by more than 30%, resulting in a doubling of microprocessor performance every two years. To limit power consumption, the supply voltage (VDn) has been scaled down. This necessitates a corresponding reduction in threshold voltage (V,) to maintain a high drive current and achieve the performance improvement. However, scaling the threshold voltage results in a substantial increase in subthreshold leakage current [I] . When scaling the channel lengths, it is also necessary to scale the gate oxide thickness nearly proportionally to maintain a reasonable immunity to the short channel effect. The shortchannel effect (SCE) is the decrease in gate threshold voltage as channel length is reduced. The thin gate oxides and the resultant high electric fields across the gate oxides enable considerable current to flow through the gate of the transistor.
This gate current violates the classical assumption of infinite input impedance of MOS transistors and adversely affects circuit performance. Other leakage components such as hand-to-hand tunneling (BTBT) and drain-induced barrier lowering (DIBL) have a strong dependence on the device doping profile.
The total leakage current IoFF is influenced by the threshold voltage, channel physical dimensions, channelisurface doping profile, drainisourcc junction depth, gate oxide thickness, and VDD. subthreshold andor BTBT leakage is the dominant component. However, gate leakage becomes dominant in devices with thinner oxides. Moreover, the change in the doping profile changes the relative magnitude of subthreshold current and BTBT. A doping profile with higher halo doping reduces subthreshold current but increases BTBT. A significant reduction in BTBT can he achieved by reducing halo doping, however, that increases the subthreshold current.
The leakage contributions from all of these sources must be taken into consideration in future digital designs to !idly benefit from the new high-resolution lithographic techniques that permit continued CMOS scaling. This paper highlights several important leakage mechanisms and suggests device and circuit techniques to reduce leakage power consumption.
LEAKAGE COMPONENTS
Understanding the different components of leakage current is a necessary prerequisite to developing techniques to effectively reduce the off-state leakage.
Band-lo-Band Tunneling (BTBT) Current
In the presence of a high electric field (> IO6 Vicm) electrons will tunnel across a reverse biased p-n junction. A significant current can arise as electrons tunnel from the valence hand of the p-region to the conduction band of the 0-7803-7765-6/03/$17.00 02003 IEEE In an NMOS device when the drain or source is biased at a potential higher than that of the substrate, BTBT current flows through the drain-substrate or sourcesubstrate junction. If both n-and p-regions are heavily doped, which is the case for scaled MOSFETs using heavily doped shallow junctions and halo doping for better SCE, BTBT significantly increases and becomes a major contributor to the total off-state current. Fig. 3 shows the simulated BTBT current from 25nm effective length devices [3] using MEDIC1 [4] . Substantial increases in BTBT current are observed at high reverse biases. Reducing substrate doping near the substrate-draidsource junction is an effective way to reduce the BTBT current. However, this increases the SCE leading to considerable increase in the subthreshold current. Although there are not any reported circuit techniques specifically targeted at reducing BTBT, forward substrate biasing can be used to reduce BTBT in a MOSFET (since electric field reduces with reduction in the reverse bias across the junction). Subthreshold current is exponentially related to the gate voltage as illustrated in Fig. 4 Typical values of S, for a bulk CMOS process range from 70mV/decade to IZOmVidecade.
Subihreshold Leakage

Drain-Induced Barrier Lowering (DIBL)
In long-channel devices, the subthreshold current is independent of the drain voltage for VDs larger than few vT. In short channel devices, subthreshold current at high drain bias can be significantly higher than at low drain biases due to DIBL. DIBL occurs when the depletion region of the drain interacts with that of the source near the channel surface. When a high drain voltage is applied to a short channel device, it lowers the potential barrier height and the souce then injects carriers at the channel surface independent of the gate voltage. The surface DIBL typically occurs before the deep bulk punchthrough.
Although DIBL lowers V,, DlBL does not change the subthreshold slope (S,) in the ideal case. Fig. 5 illustrates the DIBL effect as it moves the lo-Vc curve up and to the left as the drain voltage increases. Devices with shorter channels experience a stronger DIBL effect and thus have severely reduced threshold voltages at high drain biases. Increased surface and channel doping and shallower source/drain junction depths reduce the DIBL effect on the subthreshold leakage current [5, 7] .
Body Efleci
Reverse biasing the well to source junction of a MOSFET transistor widens the bulk depletion region and increases the threshold voltage [8] . Fig. 6 shows a reduction in n-channel drain current when the well-to-source voltage Subthreshold leakage is the weak inversion conduction current that flows between the source and the drain of a MOS transistor when gate voltage is below V,, [SI. In contrast to the strong inversion region in which drift current dominates, subthreshold conduction is dominated by diffusion current. In a similar manner to charge transport across the base of a bipolar transistor, carriers move by diffusion along the surface. Weak inversion the low Vth.
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typically dominates modem device off-state leakage due to is hack biased from 0 to -5 V (the back bias is the well voltage) [6] . The subthreshold slope, S,, is virtually unchanged with the applied substrate (well) biases. Figure  6 shows that increasing the reverse substrate bias decreases IopF by shifting the I-V curve to the right and increases V G , . The subthreshold leakage of an MOS device including the weak inversion current, DIBL, and the body effect, can be modeled as [9] :
V,ho is the zero bias threshold voltage, and v,KT/q is the thermal voltage. The body effect for small values of source to bulk voltages is linear and is represented by the termy'v, in (I) , where 7' is the linearized body effect coefficient. 17 is the DIBL coefficient, C , is the gate oxide capacitance, /Lo is the zero bias mobility, and m is the subthreshold swing coefficient of the transistor. AVTH is a term introduced to account for transistor-to-transistor leakage variations.
Subthreshold Modification by Quantization
In scaled devices, due to a high electric field at the surface (Ex) and high substrate doping, the quantization of inversion-layer electron energy modulates Kh. Quantummechanical behavior of the electrons increases V,, thereby reducing the subthreshold current since more band bending is required to populate the lowest sub-band, which is at an energy higher than the bottom of the conduction hand. When E, is larger than'106 Vicm, electrons occupy only the lowest sub-hand. 
Tunneling Into and Through Gate Oxide
Thin gate oxides coupled with the consequent high electric fields across the oxides result in gate oxide tunneling current. Electrons tunnel from the substrate to the gate and also from the gate to the substrate through the gate oxide. There arc two different mechanisms of tunneling between substrate and gate poly-silicon, namely, (Fig. 9) . The gate direct tunneling current can be divided into five major components, namely, parasitic leakage current through gate-to-SiD extension overlap region (Igro and Igd.); gate to channel current (Igc), part of which goes to the source (Igcr) and the rest goes to the drain (Igcd); and the gate to the substrate leakage current (Igb) (Fig. 9 ) [11] [12] . The modeling of each of the components can be found in [11] [12] . In NMOS, ECB controls the gate to channel tunneling current in inversion, whereas gate to body tunneling is controlled by EVB in depletion-inversion and ECB in accumulation. In PMOS, HVB controls the gate to channel leakage in inversion, vs=vfi+v"x+@,+~pIy Since the bamer height for HVB (4.5 eV) is considerably higher than the bamer height for ECB (3.1 eV), the tunneling current associated with HVB is much less than the current associated with ECB. This results in lower gate leakage current in PMOS than in NMOS [ 131.
The emission of electron from Si to S O 2 causes a build up of image charge at the oxide side of the Si/Si02 interface, which results in a reduction in the barrier height at the Si/Si02 interface from @,=3.leV by an amount A$ given by:
where E, , is the permittivity of S O 2 . This is called the image-force-induced-bamer lowering effect [Z] . Since it modulates the &, it also modulates the gate tunneling current since the tunneling exponentially depends on @on Until a suitable high-r dielectric material that will allow a physically thicker oxide to be used without sacrificing short channel effect immunity becomes readily available, gate leakage current will be a concern. Other than new dielectrics, there are not many repotted techniques for the reduction of gate leakage in MOSFETs. However, the multiple oxide thickness technique used to reduce subthreshold leakage can also be effectively used to reduce the gate leakage. In the multiple oxide technique transistors in the non-critical paths have a higher oxide thickness, therefore the gate tunneling current through them is considerably less and the total leakage through the circuit is significantly reduced [ 141. However, as mentioned earlier the increased oxide thickness has to be accompanied by a longer gate length to reduce the SCE.
LEAKAGE REDUCTION TECHNIQUES
Significant reduction in leakage current is obtained through applying a combination of process and circuit-level techniques. At the process level, controlling the physical device dimensions (length, oxide thickness, junction depth, etc) and the device doping profiles leads to a reduction in leakage current. At the circuit level, controlling the voltages on the'four terminals of each device (drain, gate, source, and substrate) can effectively adjust the threshold voltage and leakage current of the transistors.
I . Channel Engineering for Leakage Reduction
The goal of channel engineering is to minimize the offstate leakage current while maximizing the linear and saturation drive currents. By changing the device doping protile in the channel region, the distribution of electric field and potential contours is altered, which affects different components of the current. Super Steep Retrograde Wells (SSRW) and halo implants have been used as a means to scale the channel length and increase the transistor drive current without causing an increase in the off-state leakage current [16] . representation of a device with a retrograde well and halo implants [15]. In a retrograde stmcture, there is vertically non-uniform doping with a low doping concentration near the surface channel and a more highly doped subsurface region. This results in higher surface channel mobility by minimizing impurity scattering in the channel while improving SEC immunity and preventing punchthrough. Halo doping is a laterally non-uniform channel profile that was introduced below the 0.25 Fm technology node to provide another way to control the dependence of threshold voltage on channel length. The doping near the two edges of the channel is increased by the injection of point defects during sidewall oxidation, which gather doping impurities from the substrate. The halos act to reduce charge sharing effects from the saurce and drain fields, reducing the width of the depletion region in the drain-substrate and sonrcesubstrate regions. As the channel length is reduced, these highly doped regions consume a larger fraction of the total channel width, reducing the depletion width and guarding against the normal threshold voltage degradation caused by channel length reduction. Thus, the threshold dependance on channel length is weakened as shown in Fig. I I . The off-current sensitivity to channel length variation is thereby reduced.
Leakage Reduction Using Transistor Stacks
The "stacking effect" is the reduction in subthreshold current observed when multiple transistors connected in series (in a stack) are turned off. The stacking effect can be easily explained by considering the two input NAND gate shown in Fig. 12 . When both M, and M1 are tumed off, the voltage at the intermediate node (VM) is slightly positive due to the non-zero drain leakage current [17] . With a positive source potential, VM, the gate to source voltage of MI (VSs,) is negative, and hence the subthreshold current reduces substantially. Moreover, since VM > 0, the body to source potential (Vbs,) of M, is negative, resulting in an increase in the threshold voltage of M, due to the body effect, which also reduces the subthreshold leakage. In addition, with VM > 0, the drain to source potential (Vds,) o f M , decreases thereby raising the threshold voltage of MI by reducing the DIBL and thus reducing the subthreshold leakage.
As a result of the stacking effect, subthreshold leakage through a logic gate depends on the applied input vector and the total leakage current of a circuit is dependent on the states of the primary inputs [IS] . Exhaustively searching all 2" combinations of primary input values would lead to finding the minimum leakage state, but the exponential complexity limits exhaustive searching to circuits with a small number of primary inputs. For large circuits, a random search based technique can be used to find good input combinations.
Multiple V,h Designs
By providing both low and high threshold transistors is a single chip, multiple-threshold CMOS technologies address the leakage problem while still achieving high performance. Multiple threshold voltages can be achieved by multiple channel doping profiles, multiple oxide thicknesses, multiple channel lengths or multiple body biases.
Mu/fi-Thrcsho~d-$'ohage CMOS (MTChfO$)
Multi-Threshold-Voltage CMOS (MTCMOS) reduces the leakage by insetting high threshold sleep control devices in series to Iow-Vm circuihy [19]. Fig. 13(a) shows the schematic of a MTCMOS circuit. In the active mode, the sleep control signal SL is set low and the high-Ve sleep control transistors (MP and Mh' ) are tumed on. Since the on resistances of MP and MN are low, VDDV and VSSV act like power supply lines. In the standby mode, SL is set high, the high threshold sleep control transistors MN and MP are tumed off, resulting in low leakage current. In fact, leakage can be effectively controlled using only PMOS or NMOS sleep transistors as shown in Fig. 13 respectively. Since an NMOS device of a given width has a smaller on-resistance than a PMOS of the same width, the NMOS scheme can be realized with smaller transistors and is therefore preferable [20] .
Dual Threshold CMOS
In logic circuits, it is possible to reduce the leakage current by assigning higher threshold voltages to devices in non-critical paths, while maintaining performance with low V,, transistors in the critical paths [ZI] . This technique does not require any additional transistors and both high performance and low power can be achieved simultaneously. Fig. 14 illustrates the concept of dual-Ve circuits. Fig. 15 shows the path delay distributions of dual Ve and single Ve CMOS for a 32-bit adder. Dual VB CMOS has the same critical delay as the single low Ve CMOS circuit, but transistors in non-critical paths can be assigned a high Va to reduce leakage power. Dual threshold CMOS is a good technique for leakage power reduction during both standby and active modes of operation without adding delay or area overhead.
Dynamic V,Design
Dynamic threshold voltage scaling is a technique to adjust the active leakage power based on the desired frequency of operation. The frequency is dynamically adjusted through the back-gate bias in response to the workload of a system. When the workload decreases, the threshold voltage is increased and less power is consumed.
A block diagram of the Dynamic Vu, Scaling (DVTS) Scheme and its feedback loop is presented in Fig. 16 [22] . A clock speed scheduler, which is embedded in the operating system, determines the (reference) clock 
CONCLUSION
As CMOS devices continue to scale, leakage becomes an even more important contributor to the total power consumption. In current technologies, subthreshold and gate leakage are the dominant sources of leakage and are expected to increase with technology scaling. In advanced devices, hand-to-hand tunneling is also likely to he a concem. To manage these leakage currents it will be necessary to consider leakage management at both the process technology and circuit levels. At the process technology level, well engineering techniques such as retrograde and halo doping are used to reduce leakage and improve short channel characteristics. At the circuit level, transistor stacking, multiple Vm, and dynamic VuI techniques can effectively reduce the leakage current in high performance logic and memory designs.
